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In this work a novel architecture for a software programmable I2C/SPI 
interface for APB is presented. 
After a study on SPI and I2C protocols, reported in chapters 2 and 3, a first 
functional model of the interface was developed. The functional model was 
successfully verified against all the specification of these protocols, including 
the APB protocol, for communication on APB bus. 
The principal features achieved with these structures are: 
 
• Internal registers accessible through AMBA APB bus 
• Clock division to allow different bit-rates for both protocols 
• Fully synchronous design 
• I/O pads and internal register addresses shared between I2C and SPI 
sub-modules 
• Compliant with I2C and SPI protocols 
 
The latter point has been verified using two external devices using these 
protocols. The test executed linking the devices on I2C bus or on SPI bus 
validated our interface. Entrusting our belief of fully compliance with the 
standards. Fully compliant would be asses only by using proper conformance 
tester. 
 
After the development of the functional model a synthesis on FPGA is 
done, to verify if the code created is synthesizable or not and to verify area 
occupation and power dissipation, that are useful information for a possible 
future prototyping on FPGA. The first synthesis showed some little bugs in the 
VHDL code that didn’t allow a good synthesis. Those bugs were fixed, 
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allowing the synthesis and the functional tests after revision were repeated, 
showing that were not significant difference. 
A comparison with commercial IPs was done where possible: in fact a 
commercial I2C/SPI device doesn’t exist so only the I2C and SPI sub-modules 
were compared. In the next tables we reports typical synthesis data on Spartan 
3 FPGA for commercial IPs compared with our interface results. The complete 
lists are reported in chapter 5. 
 
Table 7-1 I2C modules comparison 
 
Table 7-2 SPI modules comparison 
 
In both cases our modules result greater and faster than other commercial 
IPs. The structure created pays with an increase of slices used between 15 and 
50% the possibility of use a greater work frequency. The increase of work 
frequency stays between 50 and 90%. These results lead to a reduction of AT 
product of our interface respect to the commercial IPs. 
 
 
We have valued the power consumption of our interface using XILINX 
online tools (for a better description see chapter 5). The general trend 
IP Family Device Fmax Slices AT 
Commercial I2C IP Spartan 3 XC3S50 < 100 MHz < 250 ≈2.5 
 Our I2C module Spartan 3 XC3S50 163 MHz 381 2.33 
IP Family Device Fmax Slices AT 
Commercial SPI IP Spartan 3 XC3S50 < 85 MHz < 150 ≈1.76 
Our SPI Module Spartan 3 XC3S50 150 MHz 176 1.17 
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demonstrate that our system tend to the maximum performance of the device 
chosen. 
 
The last part of this work is focussed on synthesis on CMOS 0.18 µm 
technology. The results obtained can be used as a first step to incorporate our 
interface in AMBA-based microcontroller. 
The data collected demonstrates that this interface is small and efficient 
with a number of pad reduced to the minimum possible. 
The synthesis results show that the proposed structure has some advantage: 
 
• minimum pad number 
• low area occupied (less then 0,056 mm2) 
• high work frequency (up to 400 MHz) 
• low power consumption (less then 0.7 mW) 
 
These syntheses show that the project is fully synthesizable and very 
efficient, leading to a low-power low-area highly-reusable structure. 
The internal division of the interface in two independent sub-systems, one 
for SPI and the other for I2C, allow the possibility to select only one of the two 
sub-system to create an SPI interface or an I2C interface. 
For this reason also the reports about I2C and SPI stand alone modules are 
reported in this work. 
 
 
 
